REMARKS

This application has been carefully reviewed in light of the Office Action dated December 29, 2005. Claims 1 to 9 are pending in the application. Claims 1, 5 and 8 have been amended, and Claim 1 is in independent form. Reconsideration and further examination are respectfully requested.

A new title has been selected.

The specification was objected to for alleged informalities. In response, the first instance of "LSI" in the specification has been amended to "large-scale integration (LSI)". Reconsideration and withdrawal of this objection are respectfully requested.

Claims 1 to 9 were rejected under 35 U.S.C. § 102(e) over U.S. Patent No. 6,347,294 (Booker); and Claim 4 has been rejected under 35 U.S.C. § 103(a) over Booker in view of U.S. Patent No. 6,041,400 (Ozcelik). Reconsideration and withdrawal are respectfully requested.

The present invention generally concerns a processor system. The processor system is provided with a built-in processor, a memory controller, an external bus interface that can connect an external processor from outside of a single semiconductor substrate, a processor bus which is connected with the built-in processor and the external bus interface, and a connection unit that mutually connects the memory controller and processor bus on the single semiconductor substrate.

Thus, among its many features, the present invention provides that a processor system, which has a built-in processor, a memory controller and an external bus interface, is provided with (i) a processor bus which is connected with the built-in processor and the external bus interface, and (ii) a connection unit that mutually

connects the memory controller and the processor bus on a single semiconductor substrate. The applied references of Booker and Ozcelik are not seen to disclose or suggest at least these features.

As understood by Applicant, Booker discloses that a set top box (HISTB) controller 12 includes a low-end Embedded CPU core (EMCPU) 26 and a DCR extension (DCRX) logic 160. The EMCPU 26, an external CPU (EXCPU) 14 which is provided outside of the controller 12, and an SRAM/DRAM memory controller interface controller 128 are connected to the DCRX logic 160. See Booker, column 3, lines 33 to 52; and Figures 2 and 3.

However, nothing in Booker is seen to disclose or suggest that a processor is connected a built-in processor and an external bus interface, muchless that a connection unit mutually connects a memory controller and the processor bus on a single semiconductor substrate. As such, Booker could not be seen to disclose or suggest that a processor system, which has a built-in processor, a memory controller and an external bus interface, is provided with (i) a processor bus which is connected with the built-in processor and the external bus interface, and (ii) a connection unit that mutually connects the memory controller and the processor bus on a single semiconductor substrate.

In addition, Ozcelik has been reviewed and is not seen to compensate for the deficiencies of Booker. In particular, although column 6, lines 40 to 42 and Figure 3 of Ozcelik may be seen to disclose that a media processor circuit arrangement 60 includes a plurality of processing cores 62, Ozcelik is not seen to disclose or suggest that a processor

system, which has a built-in processor, a memory controller and an external bus interface, is provided with (i) a processor bus which is connected with the built-in processor and the external bus interface, and (ii) a connection unit that mutually connects the memory controller and the processor bus on a single semiconductor substrate.

Accordingly, based on the foregoing amendments and remarks, independent Claim 1 as amended is believed to be allowable over the applied references.

The other claims in the application are each dependent from the independent claims and are believed to be allowable over the applied references for at least the same reasons. Because each dependent claim is deemed to define an additional aspect of the invention, however, the individual consideration of each on its own merits is respectfully requested.

No other matters being raised, it is believed that the entire application is fully in condition for allowance, and such action is courteously solicited.

Applicant's undersigned attorney may be reached in our Costa Mesa, California office at (714) 540-8700. All correspondence should continue to be directed to our below-listed address.

Respectfully submitted,



John D. Magluyan
Attorney for Applicant
Registration No.: 56,867

FITZPATRICK, CELLA, HARPER & SCINTO
30 Rockefeller Plaza
New York, New York 10112-3800
Facsimile: (212) 218-2200

CA_MAIN 111543v1